



Schemi circuitali

Corso di Architettura degli elaboratori e reti

Prof. N. Alberto Borghese




CPU a singolo ciclo di clock






Schema generale CPU a ciclo singolo (lw/sw + R + beq)





CPU + UC completa (aggiunta di jump)






CPU multi-ciclo






CPU multi-ciclo






FSM - STG





FSM per la CPU multi-ciclo con gestione delle eccezioni



Il segnale di overflow diventa un input alla FSM che si aggiunge ad OpCode.




CPU pipe-line






CPU con pipeline





UC per pipeline





CPU pipe-line: hazard

