Sistemi Operativi A.Y. 18/19

Lect. 21 - 22: JOS bootstrap


Copyright

 Il materiale presentato nelle prossime lezioni è basato sul sistema operativo JOS sviluppato come attività di laboratorio nell'ambito del corso " 6.828 Operating System Engineering" erogato dal MIT

http://pdos.csail.mit.edu/6.828/2012/index.html

File della distribuzione

Grafo di dipendenza delle directory per lab:



Directory

directory	boot
directory	inc
directory	kern
directory	lib

bootstrap

- Tutti calcolatori hanno lo stesso problema, sanno solo eseguire le istruzioni contenute nel programma in esecuzione che deve risiedere in RAM
- Ma all'accensione di un sistema, in memoria non è presente alcun programma
- Come facciamo a predisporre un calcolatore ad eseguire programmi?

bootstrap

- I calcolatori moderni fanno ricorso ad una ROM in cui è memorizzato il codice iniziale per avviare il caricamento del sistema operativo, operazione nota con il termine di boot loading
- Attualmente ci sono due categorie di boot loader:
 - Basati di BIOS Basic Input/output System
 - Basati su UEFI Unified Extensible Firmware Interface (ora preminenti)

BIOS



BIOS

- The BIOS is software stored on a permanent memory chip attached to the motherboard (firmware). The modern chip used is referred to as an EEPROM - Electrically Erasable Programmable Read Only Memory
- The four main software components of the BIOS program code are:
 - the BIOS built in 16-bit device drivers for all standard peripheral components
 - the BIOS CMOS Setup Utility
 - the POST Power On Self Test
 - the BIOS Boot Strap Loader
- Besides that BIOS built its own IDT table for managing interrupt from I/O devices

Drivers

- The BIOS 16-bit device drivers present a universal set of functions for accessing standard devices built into any motherboard regardless of how that hardware specifically works
- This is called the BIOS API Application
 Programmer's Interface which IBM published so that anyone could write software that would work on any PC
- The BIOS functions are very limited and very low level

CMOS Utility

- The BIOS Setup Utility is a menu driven program built into the BIOS code which allows the user to inspect and modify the hardware configuration settings held in the CMOS RAM
 - (Complementary Metal-Oxide Semiconductor)
- This section of the BIOS normally does not execute during a routine start up
- During the POST of the system you can enter the BIOS CMOS Setup Utility by pressing the correct key or combination of keys.

CMOS Utility

ROM PCI/ISA BIOS (2A59IH2H)
CMOS SETUP UTILITY
AWARD SOFTWARE, INC.

STANDARD CMOS SETUP

BIOS FEATURES SETUP

CHIPSET FEATURES SETUP

POWER MANAGEMENT SETUP

PNP/PCI CONFIGURATION

LOAD BIOS DEFAULTS

LOAD SETUP DEFAULTS

INTEGRATED PERIPHERALS

SUPERVISOR PASSWORD

USER PASSWORD

IDE HDD AUTO DETECTION

SAVE AND EXIT SETUP

EXIT WITHOUT SAVING

Esc : Quit

F10 : Save & Exit Setup

: Select Item

(Shift) F2 : Change Color

Time, Date, Hard Disk Type...

Bootstrap (Sw Developer Manual – Cap. 9)

- The process begins when the power supply is switched on
- The power supply performs a self-test:
 - After the power supply is switched on, the microprocessor timer chip generates a reset signal to the processor (the same as if you held the reset button down for a while on your case) until it receives the "Power Good" signal from the power supply
 - Following power-up or an assertion of the RESET# pin, each processor on the system bus performs a hardware initialization (known as a hardware reset) and an optional built-in self-test (BIST)

Power good

- The microprocessor timer chip receives the "Power Good" signal when:
 - all voltages and current levels are acceptable (+5v, +3.0 through +6.0 is generally considered acceptable), the supply indicates that the power is stable and sends the "Power Good" signal to the motherboar
 - In the absence of the "Power Good" signal, the timer chip continuously resets the microprocessor, which prevents the system from running under bad or unstable power conditions
 - The "Power Good" signal is received by the microprocessor timer chip, which controls the reset line to the microprocessor. The time between turning on the switch to the generation of the "Power Good" signal is usually between 0.1 and 0.5 seconds.

POST

- The POST code starts by scanning for offboard BIOS'es and if it finds any it will immediately pass control to them.
- After control returns to the POST it will test all of the immediate chipset members that are in direct contact with the CPU and upon which it depends such as the Dynamic RAM controller which organizes RAM banks and controls the refresh of the RAM memory cells and the relocatable address demultiplexing.
- Another close and important chip is the expansion bus controller. The POST proceeds on to test the peripheral devices attached to the expansion buses

Boot loader

- When the system has successfully passed the POST the POST will issue a single beep from the system speaker, and the POST code will jump to the next embedded program component of the BIOS code: the BIOS Boot Strap Loader code
- The first instruction that is fetched and executed following a hardware reset is located at physical address OxFFFFO. This address is 16 bytes below the processor's uppermost 20-bit physical address. The EPROM containing the software initialization code must be located at this address

Registers initialization

 Table 9-1 shows the state of the flags and other registers following power-up for the Pentium 4, Intel Xeon, P6 family (including Intel processors with CPUID Display Family signature of 06H), and Pentium processors. The state of control register CR0 is 60000010H (see Figure 9-1). This places the processor in real-address mode with paging disabled.




Figure 9-1. Contents of CRO Register after Reset

Registers initialization


Table 9-1. IA-32 Processor States Following Power-up, Reset, or INIT

Register	Pentium 4 and Intel Xeon Processor	P6 Family Processor (Including DisplayFamily = 06H)	Pentium Processor
EFLAGS ¹	00000002H	00000002H	00000002H
EIP	0000FFF0H	0000FFF0H	0000FFF0H
CR0	60000010H ²	60000010H ²	60000010H ²
CR2, CR3, CR4	00000000H	00000000H	0000000H
CS	Selector = F000H Base = FFFF0000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = F000H Base = FFFF0000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = F000H Base = FFFF0000H Limit = FFFFH AR = Present, R/W, Accessed
SS, DS, ES, FS, GS	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W, Accessed
EDX	00000FxxH	000n06xxH³	000005xxH
EAX	04	04	04
EBX, ECX, ESI, EDI, EBP, ESP	0000000H	0000000H	0000000H

Memory layout

- The first PCs, based on the 16-bit Intel 8088 processor, were only capable of addressing 1MB of physical memory. The physical address space of an early PC would therefore start at 0x00000 and end at 0xFFFFF
- The 640KB area marked "Low Memory" was the only randomaccess memory (RAM)
- The 384KB area from 0xA0000 through 0xFFFFF was reserved by the hardware for special uses such as video display buffers and firmware held in non-volatile memory. The most important part of this reserved area is the Basic Input/Output System (BIOS), which occupies the 64KB region from 0xF0000 through 0xFFFFF.

Memory layout



Memory layout

- When Intel finally "broke the one megabyte barrier" with the 80286 and 80386 processors, which supported 16MB and 4GB physical address spaces respectively, the PC architects nevertheless preserved the original layout for the low 1MB of physical address space in order to ensure backward compatibility with existing software.
- Modern PCs therefore have a "hole" in physical memory from 0x000A0000 to 0x00100000, dividing RAM into "low" or "conventional memory" (the first 640KB) and "extended memory" (everything else).

Real mode

- The processor is in real mode, in which it simulates an Intel 8088
- In real mode there are eight 16-bit general-purpose registers, but the processor sends 20 bits of address to memory
- The segment registers %cs, %ds, %es, and %ss provide the additional bits necessary to generate 20-bit memory addresses from 16-bit registers
- Such addresses were indicated by CS:IP
- How does a segmented address CS:IP turn into a physical address?

Real mode address translation

- In real mode address translation works according to the formula:
 - physical address = 16 * CS + offset
- On 8088 processor reset CS is set to 0xf000 and IP to 0xfff0, thus the physical address referenced is:
 - 16 * 0xf000 + 0xfff0 =
 - 0xf0000 + 0xfff0 = 0xffff0
- And the first instruction to be executed is:
 - [f000:fff0] 0xffff0: ljmp \$0xf000,\$0xe05b

First instruction executed (8088)

- Loading the OS (Operating System): The BIOS will attempt booting using the boot sequence determined by the CMOS settings, and examine the MBR (Master Boot Record) of the bootable disk
- The MBR is the information in the first sector (512 bytes) of any hard disk or diskette that identifies how and where an operating system is located so that it can be loaded into the RAM (booted)


boot

- When the BIOS finds a bootable floppy or hard disk, it loads the 512-byte boot sector into memory at physical addresses 0x7c00 through 0x7dff
- then uses a jmp instruction to set the CS:IP to 0000:7c00, passing control to the boot loader. Like the BIOS load address, these addresses are fairly arbitrary - but they are fixed and standardized for PCs.

Bootloading & MBR

- Picture is made more complex by hard disk partitioning
- First sector of a hard disk is a master boot record (MBR)
- Specifies up to four partitions of the hard disk, each with its own format and use
 - e.g. each partition could be used for a different operating system
 - An operating system might also need multiple partitions, e.g. Linux filesystem partition vs. Linux swap partition
- Issue: MBR doesn't correspond to a specific operating system;
 the disk may contain multiple OSes!
- A partition containing an operating system often specifies its own bootloader in the first sector of the partition
- MBR must kick off the next bootloader

Boot loading



MBR e bootloading

- BIOS loads a partition bootloader...
- Partition bootloader loads the next bootloader into address 0x7C00, then jumps to that address and begins running it
- Of course, the partition bootloader was loaded at 0x7C00...
 - Must first copy itself to another location, then jump there before carrying on next tasks
 - Chain loaders often copy themselves to address 0x0600
- Partition bootloaders use a mechanism called chain loading

EFI/UEFI

- The Unified EFI (UEFI) Specification (previously known as the EFI Specification) defines an interface between an operating system and platform firmware
- The UEFI Specification was primarily intended for the next generation of IA architecture—based computers, and is Intel® program that began in 1998
- In 2005, The Unified EFI Forum was formed as an industry-wide organization to promote adoption and continue the development of the EFI Specification

UEFI

- Unified Extensible Firmware Interface (UEFI)
 - Defines firmware interface in pre-OS space
 - Standardizes platform interfaces for interoperability
 - Extensible across all platforms
 - Architecture-agnostic
 - Currently officially supports IA64, ia32, x64, ARM AArch32 and ARM AArch64
 - RISC-V support coming

UEFI Historical Milestones



2005

The UEFI Forum founded

2008

Apple adopts UEFI firmware; HP notebook and desktop platforms include UEFI

2009

UEFI Specification includes ARM architecture

2010

Secure Boot included in UEFI specification

2011

Linux Foundation joins the Forum

2012

Microsoft Windows 8 requires UEFI for its certification logo

2014

The UEFI Forum begins management of Advanced Configuration and Power Interface (ACPI) Specification

2015

PC hardware predominantly ships with UEFI

Boot Loader

BEGIN

- 1. enables address line 20;
- 2. switches the processor from real mode to 32-bit protected mode, in this mode software can access all the memory above 1MB in the processor's physical address space, the boot loader does not enable the paging hardware, only segmentation;
- 3. reads the kernel from the hard disk by directly accessing the IDE disk device registers via the x86's special I/O instructions;
- END

ENABLE A20 ADDRESS LINE

A20 enable

- A virtual segment: offset can yield a 21-bit physical address, but the Intel 8088 could only address 20 bits of memory, so it discarded the top bit:
- Oxffff0+0xffff = 0x10ffef, but virtual address 0xffff:
 Oxffff on the 8088 referred to physical address
 Ox0ffef

A20 enable

- Some early software relied on the hardware ignoring the 21st address bit, so during bootup, the BIOS enables the A20 line to test the memory
- After the memory test, the BIOS disables the A20 line to retain compatability with older processors.
 Because of this, by default, the A20 line is disabled for our operating system
- so the operating system has to find out how to enable it, and that may be nontrivial since the details depend on the chipset used

A20 enabling


- The traditional method for A20 line enabling is to directly probe the keyboard controller
- The reason for this is that Intel's 8042 keyboard controller had a spare pin which they decided to route the A20 line through
- If the second bit of the keyboard controller's output port is low, the 21st physical address bit is always cleared; if high, the 21st bit acts normally

8042

- The 8042 contains the following registers:
 - A one-byte input buffer contains byte read from keyboard; readonly
 - A one-byte output buffer contains byte to-be-written to keyboard; write-only
 - A one-byte status register 8 status flags; read-only
 - A one-byte control register 7 control flags; read/write

Port	Read / Write	Function
0x60	Read	Read Input Buffer
0x60	Write	Write Output Buffer
0x64	Read	Read Status Register
0x64	Write	Send Command

The kbd controller



A20 enable

- The output port of the keyboard controller has a number of functions.
 - Bit 0 is used to reset the CPU (go to real mode) a reset happens when bit 0 is 0
 - Bit 1 is used to control A20 it is enabled when bit 1 is equal to 1, disabled when bit 1 is equal to 0

Writing to output port

- In order to write to output port:
 - 1. A "Write output port" command i.e. 0xD1 has to be sent to the controller, this means that 0xD1 has to be "out" to port 0x64 (send a command),
 - 2. The data to be inserted in the output port has be be written on port 0x60
- Before executing the above mentioned commands, a cycle for verifying whether the kyboard is ready has to be performed

```
# Enable A20:
     For backwards compatibility with the earliest PCs, physical
     address line 20 is tied low, so that addresses higher than
     1MB wrap around to zero by default. This code undoes this.
seta20.1:
 inb $0x64, %al
                                 # Wait for not busy
 testb $0x2,%al
 jnz seta20.1
         $0xd1,%al
 movb
                                 # 0xd1 -> port 0x64
         %al,$0x64
 outb
seta20.2:
 inb
     $0x64,%al
                                 # Wait for not busy
 testb $0x2, %a1
         seta20.2
 jnz
 movb
         $0xdf,%al
                                 # 0xdf -> port 0x60
         %al,$0x60
 outb
```

ENABLING PROTECTED MODE (SEGMENTED ONLY)

SW inizialization for protected mode

- The processor is placed in real-address mode following a hardware reset. At this point in the initialization process, some basic data structures and code modules must be loaded into physical memory to support further initialization of the processor
- Before the processor can be switched to protected mode, the software initialization code must load a minimum number of protected mode data structures and code modules into memory to support reliable operation of the processor in protected mode
- Initially we will just enable segmented protected mode, the data structures to be initialized in such a case represent a minimal subset of those related to paged protected mode

SW inizialization for protected mode

- These data structures are:
 - IDT
 - GDT
 - TSS
 - (Optional) An LDT
 - If paging is to be used, at least one page directory and one page table
 - A code segment that contains the code to be executed when the processor switches to protected mode
 - One or more code modules that contain the necessary interrupt and exception handlers

Registers initialization

- Software initialization code must also initialize the following system registers before the processor can be switched to protected mode:
 - The GDTR.
 - (Optional.) The IDTR. This register can also be initialized immediately after switching to protected mode, prior to enabling interrupts.
 - Control registers CR1 through CR4.

Layout descrittore segmento (8 byte)




Figure 3-8. Segment Descriptor

GDT Definition (boot.s)


GDT initialization

```
/*
 * Macros to build GDT entries in assembly.
*/
#define SEG NULL
    .word 0, 0;
    .byte 0, 0, 0, 0
#define SEG(type,base,lim)
    .word (((lim) >> 12) & 0xffff), ((base) & 0xffff); \
    .byte (((base) >> 16) & 0xff), (0x90 | (type)),
        (0xC0 \mid (((lim) >> 28) \& 0xf)), (((base) >> 24) \& 0xff)
// Application segment type bits
#define STA X
                              // Executable segment
                     8x0
#define STA W
                     0x2
                              // Writeable (non-executable segments)
#define STA R
                     0x2
                              // Readable (executable segments)
#define STA A
                     0x1
                              // Accessed
```

Segment Descriptors

```
#define SEG NULL
    .word 0, 0;
    .byte 0, 0, 0, 0
#define SEG(type,base,lim)
    .word (((lim) >> 12) & 0xffff), ((base) & 0xffff); \
    .byte (((base) >> 16) & 0xff), (0x90 | (type)),
        (0xC0 \mid (((lim) >> 28) \& 0xf)), (((base) >> 24) \& 0xff)
#else // not __ASSEMBLER__
#include <inc/types.h>
// Segment Descriptors
struct Segdesc {
    unsigned sd_lim_15_0 : 16; // Low bits of segment limit
    unsigned sd_base 15 0 : 16; // Low bits of segment base address
    unsigned sd base 23 16: 8; // Middle bits of segment base address
    unsigned sd_type : 4;  // Segment type (see STS_ constants)
    unsigned sd_lim_19_16 : 4; // High bits of segment limit
    unsigned sd_avl : 1;  // Unused (available for software use)
    unsigned sd_rsv1 : 1;  // Reserved
unsigned sd_db : 1;  // 0 = 16-bit segment, 1 = 32-bit segment
unsigned sd_g : 1;  // Granularity: limit scaled by 4K when set
    unsigned sd base 31 24: 8; // High bits of segment base address
};
```

Enabling protected mode: Cr0



PE (Protection Enable, bit 0)

Setting PE causes the processor to begin executing in protected mode. Resetting PE returns to real-address mode. Refer to Chapter 14 and Chapter 10 for more information on changing processor modes.

PG (Paging, bit 31)

PG indicates whether the processor uses page tables to translate linear addresses into physical addresses. Refer to Chapter 5 for a description of page translation; refer to Chapter 10 for a discussion of how to set PG.

Enabling protected mode

- Enabling protected mode does not immediately change how the processor translates logical to physical addresses
- It is only when one loads a new value into a segment register that the processor reads the GDT and changes its internal segmentation settings
- One cannot directly modify %cs, so instead the code executes an ljmp (far jump) instruction, which allows a code segment selector to be specified

Enabling protected mode

- The ljmp continues execution so sets %cs to refer to the code descriptor entry in gdt
- That descriptor describes a 32-bit code segment, so the processor switches into 32-bit mode

```
# kernel code segment selector
set PROT MODE CSEG, 0x8
.set PROT MODE DSEG, 0x10
                          # kernel data segment selector
# Switch from real to protected mode, using a bootstrap
  GDT
# and segment translation that makes virtual addresses
# identical to their physical addresses, so that the
# effective memory map does not change during the
  switch.
 lqdt
       gdtdesc
 movl
         %cr0, %eax
 orl
          $CRO PE ON, %eax
 movl
          %eax, %cr0
 # Jump to next instruction, but in 32-bit code seg
  # Switches processor into 32-bit mode.
```

Corso: Sistemi Operativi © Danilo Bruschi

ljmp

\$PROT MODE CSEG, \$protcseg

Setting a stack

- The boot loader needs to call a C procedure for loading the kernel, before executing C code however it has to set up a stack in an unused region of memory
- The memory from 0xa0000 to 0x100000 is typically littered with device memory regions, and the kernel expects to be placed at 0x100000
- The boot loader itself is at 0x7c00 through 0x7d00
- The boot loader chooses 0x7c00 (known in this file as \$start) as the top of the stack; the stack will grow down from there, toward 0x0000, away from the boot loader

```
# Assemble for 32-bit mode
.code32
protcseg:
  # Set up the protected-mode data segment registers
         $PROT MODE DSEG, %ax # Our data segment selector
  movw
         %ax, %ds
                                 # -> DS: Data Segment
  movw
 movw %ax, %es
                                 # -> ES: Extra Segment
 movw %ax, %fs
                                 # -> FS
                                 # -> GS
 movw %ax, %qs
       %ax, %ss
                                 # -> SS: Stack Segment
  movw
  # Set up the stack pointer and call into C.
 movl $start, %esp
  call bootmain
 # If bootmain returns (it shouldn't), loop.
spin:
  jmp spin
```

```
#include <inc/mmu.h>
# Start the CPU: switch to 32-bit protected mode, jump into C.
# The BIOS loads this code from the first sector of the hard disk into
# memory at physical address 0x7c00 and starts executing in real mode
# with %cs=0 %ip=7c00.
                                 # kernel code segment selector
.set PROT MODE CSEG, 0x8
.set PROT MODE DSEG, 0x10
                                 # kernel data segment selector
.set CR0 PE ON,
                     0x1
                                 # protected mode enable flag
.qlobl start
start:
  .code16
                              # Assemble for 16-bit mode
 cli
                              # Disable interrupts
  cld
                              # String operations increment
 # Set up the important data segment registers (DS, ES, SS).
          %ax,%ax
                              # Segment number zero
  xorw
         %ax,%ds
                              # -> Data Segment
 movw
                              # -> Extra Segment
          %ax,%es
 movw
                              # -> Stack Segment
          %ax,%ss
 movw
```

```
# Enable A20:
 #
     For backwards compatibility with the earliest PCs, physical
     address line 20 is tied low, so that addresses higher than
 #
     1MB wrap around to zero by default. This code undoes this.
seta20.1:
         $0x64,%al
                                  # Wait for not busy
 inb
 testb $0x2,%al
         seta20.1
 jnz
 movb
         $0xd1,%al
                                  # 0xd1 -> port 0x64
          %al,$0x64
 outb
seta20.2:
 inb
         $0x64,%al
                                  # Wait for not busy
 testb $0x2,%al
         seta20.2
 jnz
 movb
         $0xdf,%al
                                  # 0xdf -> port 0x60
         %al,$0x60
 outb
```

```
# Switch from real to protected mode, using a
 bootstrap GDT
# and segment translation that makes virtual addresses
# identical to their physical addresses, so that the
# effective memory map does not change during the
 switch.
 lqdt qdtdesc
 movl
         %cr0, %eax
 orl
         $CRO PE ON, %eax
         %eax, %cr0
 movl
 # Jump to next instruction, but in 32-bit code seg
 # Switches processor into 32-bit mode.
         $PROT MODE CSEG, $protcseg
 ljmp
```

```
# Assemble for 32-bit mode
.code32
protcseg:
  # Set up the protected-mode data segment registers
         $PROT MODE DSEG, %ax # Our data segment selector
  movw
         %ax, %ds
                                 # -> DS: Data Segment
  movw
 movw %ax, %es
                                 # -> ES: Extra Segment
 movw %ax, %fs
                                 # -> FS
                                 # -> GS
 movw %ax, %qs
       %ax, %ss
                                 # -> SS: Stack Segment
  movw
  # Set up the stack pointer and call into C.
         $start, %esp
 movl
  call bootmain
 # If bootmain returns (it shouldn't), loop.
spin:
  jmp spin
```

VM


- With the memory set up (GDT) defined by boot.s memory references inside a program are mapped to physical addressess via an identity mapping
- This means that boot executable contains absolute addressess

READING THE KERNEL FROM HD

boot/main

```
#define SECTSIZE 512
#define ELFHDR ((struct Elf *) 0x10000)// scratch space
void bootmain(void)
  struct Proghdr *ph, *eph;
  // read 1st page off disk
  readseg((uint32 t) ELFHDR, SECTSIZE*8, 0);
  // is this a valid ELF?
  if (ELFHDR->e magic != ELF MAGIC)
   goto bad;
```

IDE Disk (integrated drive electronic)



LBA mode

With LBA, the entire drive appears as one giant array of 512 byte Sectors. To access any sector, you just use one 28 bit unsigned integer to specify which one you want. The numbering is zero based, so to read the MBR, you specify 0.

The code uses a 32 bit parameter, with the upper 4 bits ignored. Together these registers will define a 32 bit address which point to the data block you wish to read/write.



IDE DISK

A PC's IDE bus usually has two IDE channels, denoted as IDEO and IDE1. Each IDE channel can support two devices, known as master or slave. A hard drive typically is the master device of IDEO. Each IDE channel has a set of fixed I/O port addresses. The port addresses of IDEO and the meaning of their contents are listed below.

```
1.1. Primary IDE I/O Addresses:
Control Register:
 0x3F6 = 0x80 (0000 1RE0): R=reset, E=0 =enable interrupt
Command Block Registers:
 Ox1FO = Data Port
 0x1F1 = Error
 0x1F2 = Sector Count
 Ox1F3 = LBA low byte
 0x1F4 = LBA mid byte
 0x1F5 = LBA hi byte
 Ox1F6 = 1B1D TOP4LBA: B=LBA, D=driv
 0x1F7 = Command/status
Status Register (0x1F7):
              5 4
  BUSY READY FAULT SEEK DRQ CORR IDDEX ERROR
Errot Register (Ox1F1): if status.ERROR=1
          6 5 4 3 2 1
   7
  BBK
         UNC MC
                  IDNF MCR ABRT TONF AMNF
```


Status Register

bit 0	 : error bit. If this bit is set then an error has occurred while executing the latest command. The error status itself is to be found in the error register. : index pulse. Each revolution of the disk this bit is pulsed to '1' once. I have never looked at this bit, I do not even know if that really happens.
bit 2	: ECC bit. if this bit is set then an ECC correction on the data was executed. I ignore this bit.
bit 3	: DRQ bit. If this bit is set then the disk either wants data (disk write) or has data for you (disk read).
bit 4	: SKC bit. Indicates that a seek has been executed with success.
bit 5	: WFT bit. indicates a write error has happened. I do not know what to do with this bit here and now. I've never seen it go active.
bit 6	: RDY bit. indicates that the disk has finished its power-up. Wait for this bit to be active before doing anything (except reset) with the disk.
bit 7	: BSY bit. This bit is set when the disk is doing something for you. You have to wait for this bit to clear before you can start giving orders to the disk.

IDE USAGE

- 1. Before doing anything with a device you have to wait till it indicates that it is ready (RDY bit in the status register)
- 2. Next you load the parameters of a command into the appropriate registers. For read/write commands that comes down to writing the cylinder/head/sector numbers into the registers.
- 3. You issue a read or write command.
- 4. You wait till the device signals that it is ready for data transfer (DRQ in the status register).
- 5. Feed the device data (for write) or get the data from the device (for read). In case of a write you could wait for the operation to complete and read the status register to find out what has become of your data.
- 6. Finish!!

Continuous Polling (Controllo Programma)



IDE commands

1XH

recalibrate the disk. NB: 1XH means that the lower nibble of the command byte is a don't care. All commands 10H..1FH will result in a recalibrate disk command being executed. This command has no parameters. You simply write the command code to the command register and wait for ready status to become active again.

20H

Read sector with retry. NB: 21H = read sector without retry. For this command you have to load the complete circus of cylinder/head/sector first. When the command completes (DRQ goes active) you can read 256 words (16-bits) from the disk's data register.

IDE commands

30H

Write sector (with retry; 31H = without retry). Here too you have to load cylinder/head/sector. Then wait for DRQ to become active. Feed the disk 256 words of data in the data register. Next the disk starts writing. When BSY goes not active you can read the status from the status register.

7XH

Seek. This normally does nothing on modern IDE drives. Modern drives do not position the head if you do not command a read or write.

IDE controller ready?

Wait for the drive :

```
while ((inb(0x1F7) \& 0xC0) != 0x40)
```

waitdisk ()

IDE Read Sector

- To read a sector using LBA28:
 - Send a NULL byte to port 0x1F1: outb(0x1F1, 0x00);
 - Send a sector count to port 0x1F2: outb(0x1F2, 0x01);
 - Send the low 8 bits of the block address to port 0x1F3: outb(0x1F3, (unsigned char)addr);
 - Send the next 8 bits of the block address to port 0x1F4: outb(0x1F4, (unsigned char)(addr >> 8);
 - Send the next 8 bits of the block address to port 0x1F5: outb(0x1F5, (unsigned char)(addr >> 16);
 - Send the drive indicator, some magic bits, and highest 4 bits of the block address to port 0x1F6: outb(0x1F6, (addr >> 24) | 0xE0);
 - Send the command (0x20) to port 0x1F7: outb (0x1F7, 0x20);

readsect()

```
void
readsect(void *dst, uint32 t offset)
{
   // wait for disk to be ready
   waitdisk();
   outb(0x1F2, 1); // count = 1
   outb(0x1F3, offset);
   outb(0x1F4, offset >> 8);
   outb (0x1F5, offset >> 16);
   outb(0x1F6, (offset >> 24) | 0xE0);
   outb(0x1F7, 0x20); // cmd 0x20 - read sectors
   // wait for disk to be ready
   waitdisk();
   // read a sector
   insl(0x1F0, dst, SECTSIZE/4);
}
```

readseg

```
// Read 'count' bytes at 'offset' from kernel into physical
// address pa
// Might copy more than asked
void
readseg(uint32_t pa, uint32_t count, uint32_t offset)
{
   uint32_t end_pa;
   end_pa = pa + count;
   // round down to sector boundary
   pa \&= \sim (SECTSIZE - 1);
   // translate from bytes to sectors, and kernel starts at
   // sector 1
   offset = (offset / SECTSIZE) + 1:
```


readseg

```
// If this is too slow, we could read lots of sectors at a tim
// We'd write more to memory than asked, but it doesn't matter
// we load in increasing order.
   while (pa < end pa) {</pre>
       // Since we haven't enabled paging yet and we're using
       // an identity segment mapping (see boot.S), we can
       // use physical addresses directly. This won't be the
       // case once JOS enables the MMU.
       readsect((uint8_t*) pa, offset);
       pa += SECTSIZE;
       offset++;
   }
}
```

ELF (EXECUTABLE AND LINKABLE FORMAT)

- It is a common standard file format for executables, object code, shared libraries, and core dumps
- First published in the System V Application Binary Interface specification, and later in the Tool Interface Standard, it was quickly accepted among different vendors of Unix systems
- In 1999 it was chosen as the standard binary file format for Unix and Unix-like systems on x86 by the 86open project

- An ELF binary starts with a fixed-length ELF header, followed by a variable-length program header listing each of the program sections to be loaded
- The ELF format specifies two "views" of an ELF file -- one is used for linking and the other is used for execution. This affords significant flexibility for systems designers
- We talk about sections in object code waiting to be linked into an executable. One or more sections map to a segment in the executable.



Elf Header

```
#define ELF MAGIC 0x464C457FU /* "ELF" in little */
struct Elf {
      uint32 t e magic; // must equal ELF MAGIC
      uint8 t e elf[12];
      uint16 t e type;
      uint16 t e machine;
      uint32 t e version;
      uint32 t e entry;
      uint32 t e phoff;
      uint32 t e shoff;
      uint32 t e flags;
      uint16 t e ehsize;
      uint16 t e phentsize;
      uint16 t e phnum;
      uint16 t e shentsize;
      uint16 t e shnum;
      uint16 t e shstrndx;
};
```

Header: campi importanti

- **e_entry** This member gives the virtual address to which the system first transfers control, thus starting the process. If the file has no associated entry point, this member holds zero.
- **e_phoff** This member holds the program header table's file offset in bytes. If the file has no program header table, this member holds zero.
- e_shoff This member holds the section header table's file offset in bytes. If the file has no section header table, this member holds zero.
- e_flags This member holds processor-specific flags associated with the file. Flag names takethe form EF_machine _flag. See ''Machine Information'' for flag definitions.
- e ehsize This member holds the ELF header's size in bytes.
- e_phentsize This member holds the size in bytes of one entry in the file's program header table; all entries are the same size.
- e_phnum This member holds the number of entries in the program header table. Thus the product of e_phentsize and e_phnum gives the table's size in bytes. If a file has no program header table, e_phnum holds the value zero.

File Format

Object files participate in program linking (building a program) and program execution (running a program). For convenience and efficiency, the object file format provides parallel views of a file's contents, reflecting the differing needs of these activities. Figure 1-1 shows an object file's organization.

Figure 1-1: Object File Format

Linking View	
ELF header	
Program header table optional	Pr
Section 1	-
Section 1	
Section n	-
• • • • • • • • • • • • • • • • • • • •	
Section header table	S

Execution View		
ELF header		
Program header table		
Segment 1		
Segment 2		
•••		
Section header table optional		

Program Header

- The ELF header actually points to another group of headers called the program headers
- These headers describe to the operating system anything that might be required for it to load the binary into memory and execute it
- Segments are described by program headers, but so are some other things required to get the executable running

ELF header and Program header

- ELF header definition contains fields
 - e phoff,
 - e phnum
 - e_phentsize;
- these are simply the offset in the file where the program headers start, how many program headers there are and how big each program header is
- With these three information you can easily find and read the program headers

Proghdr

```
struct Proghdr {
  uint32_t p_type;
  uint32 t p offset;
  uint32_t p_va;
  uint32_t p_pa;
  uint32 t p filesz;
  uint32_t p_memsz;
  uint32_t p_flags;
  uint32_t p_align;
};
```

Which segments

- The C definitions for these ELF headers are in inc/elf.h.
 The program segments we're interested in are:
 - .text: the program's executable instructions
 - .rodata: read-only data, such as ASCII string constants produced by the C compiler. (We will not bother setting up the hardware to prohibit writing, however.)
 - .data: The data section holds the program's initialized data, such as global variables declared with initializers like int x = 5;.
 - .bss (see below)

- When the linker computes the memory layout of a program, it reserves space for uninitialized global variables, such as int x; in a section called .bss that immediately follows .data in memory.
- C requires that "uninitialized" global variables start with a value of zero. Thus there is no need to store contents for .bss in the ELF binary; instead, the linker records just the address and size of the .bss section. The loader or the program itself must arrange to zero the .bss section.

Figure 2-5: Executable File




Figure 2-6: Program Header Segments

Member	Text	Data
p_type	PT_LOAD	PT_LOAD
p_offset	0x100	0x2bf00
p_vaddr	0x8048100	0x8074f00
p_paddr	unspecified	unspecified
p_filesz	0x2be00	0x4e00
p_memsz	0x2be00	0x5e24
p_flags	PF_R+PF_X	PF_R+PF_W+PF_X
p_align	0x1000	0x1000

elf

```
danilo@muffet:~/JOS/lab/obj/boot$ readelf -e boot.out
ELF Header:
           7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00
  Magic:
  Class:
                                      ELF32
                                     2's complement, little endian
  Data:
                                     1 (current)
  Version:
                                     UNIX - System V
  OS/ABI:
  ABI Version:
                                     EXEC (Executable file)
  Type:
  Machine:
                                     Intel 80386
  Version:
                                      0x1
  Entry point address:
                                     0x7c00
  Start of program headers:
                                     52 (bytes into file)
  Start of section headers:
                                     4508 (bytes into file)
  Flags:
                                     0x0
  Size of this header:
                                     52 (bytes)
  Size of program headers:
                                     32 (bytes)
  Number of program headers:
  Size of section headers:
                                     40 (bytes)
  Number of section headers:
  Section header string table index: 5
```

```
Section Headers:
                                         Addr
                                                 off
                                                               ES Flq Lk Inf Al
  [Nr] Name
                        Type
                                                         Size
  [ 0]
                        NULL
                                         00000000 000000 000000 00
  [ 1] .text
                        PROGBITS
                                        00007c00 000074 000192 00 WAX 0
                                                                           0 4
  [ 2] .stab
                        PROGBITS
                                         00000000 000208 00072c 0c
                                                                           0 4
  [ 3] .stabstr
                                         00000000 000934 00080f 00
                        STRTAB
  [ 4] .comment
                                         00000000 001143 00001d 01 MS 0 0 1
                        PROGBITS
  [ 5] .shstrtab
                                        00000000 001160 000039 00
                        STRTAB
                                                                       7 15 4
  [ 6] .symtab
                        SYMTAB
                                        00000000 0012dc 000170 10
 [ 7] .strtab
                        STRTAB
                                        00000000 00144c 00009d 00
Key to Flags:
 W (write), A (alloc), X (execute), M (merge), S (strings)
 I (info), L (link order), G (group), x (unknown)
 O (extra OS processing required) o (OS specific), p (processor specific)
Program Headers:
                Offset
                         VirtAddr
                                    PhysAddr
                                               FileSiz MemSiz Flq Align
 Type
 LOAD
                0x000074 0x00007c00 0x00007c00 0x00192 0x00192 RWE 0x4
                0x000000 0x00000000 0x00000000 0x00000 0x00000 RWE 0x4
 GNU STACK
 Section to Segment mapping:
 Segment Sections...
   00
          .text
```

elf

```
danilo@muffet:~/JOS/lab/obj/kern$ readelf -e kernel
ELF Header:
  Magic:
           7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00
 Class:
                                     ELF32
                                     2's complement, little endian
  Data:
                                     1 (current)
  Version:
  OS/ABI:
                                     UNIX - System V
  ABI Version:
                                     EXEC (Executable file)
 Type:
                                     Intel 80386
  Machine:
  Version:
                                      0x1
  Entry point address:
                                     0x10000c
  Start of program headers:
                                     52 (bytes into file)
  Start of section headers:
                                     519872 (bytes into file)
  Flags:
                                      0x0
  Size of this header:
                                     52 (bytes)
  Size of program headers:
                                     32 (bytes)
 Number of program headers:
  Size of section headers:
                                     40 (bytes)
 Number of section headers:
  Section header string table index: 8
```

elf

```
Section Headers:
                                         Addr
                                                  off
                                                                ES Flg Lk Inf Al
  [Nr] Name
                         Type
                                                         Size
  [ 0]
                         NULL
                                         0000000 000000 000000 00
  [ 1] .text
                         PROGBITS
                                         f0100000 001000 004f35 00 AX
                                                                            0 16
                                         f0104f40 005f40 0016d0 00
      .rodata
                         PROGBITS
                                                                            0 32
  [ 3] .stab
                                         f0106610 007610 00882d 0c
                         PROGBITS
                                         f010ee3d 00fe3d 002c01 00
  [ 4] .stabstr
                         STRTAB
  [ 5] .data
                         PROGBITS
                                         f0112000 013000 06belb 00 WA
                                                                            0 4096
                                         f017de20 07ee1b 000ef0 00 WA 0
  [ 6] .bss
                         NOBITS
                                                                            0 32
  [ 7] .comment
                         PROGBITS
                                         00000000 07eelb 000059 00
  [ 8] .shstrtab
                         STRTAB
                                         00000000 07ee74 00004c 00
 [ 9] .symtab
                                         00000000 07f078 000c60 10
                         SYMTAB
                                         00000000 07fcd8 000af6 00
 [10] .strtab
                         STRTAB
Key to Flags:
 W (write), A (alloc), X (execute), M (merge), S (strings)
 I (info), L (link order), G (group), x (unknown)
 O (extra OS processing required) o (OS specific), p (processor specific)
Program Headers:
 Type
                 Offset
                          VirtAddr
                                     PhysAddr
                                                FileSiz MemSiz Flg Align
                 0x001000 0xf0100000 0x00100000 0x11a3e 0x11a3e R E 0x1000
 LOAD
 LOAD
                 0x013000 0xf0112000 0x00112000 0x6belb 0x6cd10 RW 0x1000
 GNU STACK
                 0x000000 0x00000000 0x00000000 0x00000 0x00000 RWE 0x4
 Section to Segment mapping:
 Segment Sections...
          .text .rodata .stab .stabstr
          .data .bss
   02
```

Link vs load address

- Take particular note of the "VMA" (or link address) and the "LMA" (or load address) of the .text section. The load address of a section is the memory address at which that section should be loaded into memory
- In the ELF object, this is stored in the ph->p_pa field (in this case, it really is a physical address, though the ELF specification is vague on the actual meaning of this field)
- The link address of a section is the memory address from which the section expects to execute. The linker encodes the link address in the binary in various ways, such as when the code needs the address of a global variable, with the result that a binary usually won't work if it is executing from an address that it is not linked for

Kernel LA

- Operating system kernels often like to be linked and run at very high virtual address, such as 0xf0100000, in order to leave the lower part of the processor's virtual address space for user programs to use
- Many machines don't have any physical memory at address
 0xf0100000, so we can't count on being able to store the kernel there.
 Instead, we will use the processor's memory management hardware to map virtual address 0xf0100000 (the link address at which the kernel code expects to run) to physical address 0x00100000 (where the boot loader loaded the kernel into physical memory)
- This way, although the kernel's virtual address is high enough to leave plenty of address space for user processes, it will be loaded in physical memory at the 1MB point in the PC's RAM, just above the BIOS ROM

```
#include <inc/x86.h>
#include <inc/elf.h>
/***********************
 * This a dirt simple boot loader, whose sole job is to boot
  an ELF kernel image from the first IDE hard disk.
 *
  DISK LAYOUT
   * This program (boot. S and main.c) is the bootloader. It should
 *
     be stored in the first sector of the disk.
 *
 *
   * The 2nd sector onward holds the kernel image.
 *
 *
   * The kernel image must be in ELF format.
```

```
BOOT UP STEPS
  * when the CPU boots it loads the BIOS into memory and executes it
*
*
  * the BIOS intializes devices, sets of the interrupt routines, and
    reads the first sector of the boot device (e.g., hard-drive)
*
    into memory and jumps to it.
*
*
  * Assuming this boot loader is stored in the first sector of the
*
    hard-drive, this code takes over...
*
*
  * control starts in boot.S -- which sets up protected mode,
*
    and a stack so C code then run, then calls bootmain()
*
  * bootmain() in this file takes over, reads in the kernel and jumps to it.
```

```
// load each program segment (ignores ph flags)
 ph = (struct Proghdr *) ((uint8 t *) ELFHDR + ELFHDR->e phoff);
 eph = ph + ELFHDR->e phnum;
 for (; ph < eph; ph++)
  // p pa is the load address of this segment (as well
  // as the physical address)
  readseg(ph->p pa, ph->p memsz, ph->p offset);
 // call the entry point from the ELF header
 // note: does not return!
 ((void (*)(void)) (ELFHDR->e-entry))();
```

```
// Read 'count' bytes at 'offset' from kernel into physical address 'pa'.
// Might copy more than asked
void readseg(uint32 t pa, uint32 t count, uint32 t offset)
  uint32 t end pa;
   end pa = pa + count;
   // round down to sector boundary
   pa \&= \sim (SECTSIZE - 1);
   // translate from bytes to sectors, and kernel starts at sector 1
   offset = (offset / SECTSIZE) + 1;
   // If this is too slow, we could read lots of sectors at a time.
   // We'd write more to memory than asked, but it doesn't matter
   // we load in increasing order.
   while (pa < end pa) {
    // Since we haven't enabled paging yet and we're using
    // an identity segment mapping (see boot.S), we can
    // use physical addresses directly. This won't be the
    // case once JOS enables the MMU.
    readsect((uint8 t*) pa, offset);
    pa += SECTSIZE;
    offset++;
```

readsect()

```
void
readsect(void *dst, uint32 t offset)
   // wait for disk to be ready
   waitdisk();
   outb (0x1F2, 1); // count = 1
   outb (0x1F3, offset);
   outb(0x1F4, offset >> 8);
   outb (0x1F5, offset >> 16);
   outb(0x1F6, (offset >> 24) | 0xE0);
   outb (0x1F7, 0x20); // cmd 0x20 - read sectors
   // wait for disk to be ready
   waitdisk();
   // read a sector: insl repeat SECTSIZE/4 times the imput of 4 bytes
   insl(0x1F0, dst, SECTSIZE/4);
A.A. 2018/2019
                                                           Corso: Sistemi Operativi
                                   99
```

© Danilo Bruschi